Iterative decoding of parallel concatenated block codes

TitreIterative decoding of parallel concatenated block codes
Publication TypeConference Paper
Year of Publication2008
AuthorsBelkasmi, M, Farchane, A
Conference Name2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3
PublisherInt Islam Univ Malaysia, Fac Engn
ISBN Number978-1-4244-2357-6
Abstract

Parallel concatenated block (PCB) codes based on two systematic block codes and an interleaver are considered. In this study BCH codes are used as component codes. At the reception an iterative decoder using Chase-Pyndiah as Soft-in Soft-Out algorithm is designed. The effects of various component codes, interleaver size and pattern, and the number of iterations are investigated using simulations. The simulation results show that the slope of curves and coding gain are improved by increasing the number of iterations and/or the interleaver size. From the simulations we observe that the codes PCB based on BCH(127,106,7) and BCH(255,215,11) codes are respectively 1.7dB and 2.1 dB from Shannon limit.

DOI10.1109/ICCCE.2008.4580602
Revues: 

Partenaires

Localisation


Location map

Suivez-nous sur

  

Contactez-nous

ENSIAS

Avenue Mohammed Ben Abdallah Regragui, Madinat Al Irfane, BP 713, Agdal Rabat, Maroc

Résultat de recherche d'images pour "icone fax" Télécopie : (+212) 5 37 77 72 30

    Compteur de visiteurs:347,932
    Education - This is a contributing Drupal Theme
    Design by WeebPal.